Abstract-To extract the immunity model in an easy way and to complete the immunity simulation in a short time, it is preferred to consider only the disturbance propagation network in an integrated circuit system. However, through theoretical analyses, simulations and measurements, this paper shows that the on-chip transistor circuit has a nonuniform frequency response on its immunity against arrival disturbances. Including the nonuniform frequency response qualitatively improves the match between the simulation and measurement results. The conclusion is that both the disturbance propagation network and on-chip transistor circuit should be considered in the immunity simulation.
INTRODUCTION
The evaluation of the electrical performance in the design phase of an electronic system can only be conducted with simulation. Simulating the radio frequency (RF) immunity of integrated circuits (ICs) is interesting in the design phase of the ICs and printed circuit boards. IEC has established a standard for immunity modelling of ICs [1] . The frequency of the RF interference (RFI) signal is labeled with f RFI . The RF immunity of ICs is characterized with immunity curves in f RFI range from below 1 MHz to near or above 1 GHz. The immunity curve shows, for each f RFI , the maximal RFI power (P RFI T ) that the IC can tolerate. Normally, a measured RF immunity has the frequency behaviour that P RFI T varies strongly with f RFI . The main task of the RF immunity modeling is to simulate that frequency behaviour.
When a RFI signal is applied to an IC, the signal goes through the disturbance propagation network (DPN) and arrives at the on-chip transistor circuit (OCTC). Previous researches [2] [3] [4] [5] [6] [7] in immunity modeling of modern ICs have focused on constructing the model of DPN and use the frequency behaviour of DPN to reproduce the frequency behaviour of the RF immunity. However, besides DPN, the response of OCTC to the arrived RFI may vary with f RFI . The relationship between the maximal tolerable RFI voltage which has arrived at OCTC and f RFI is called the intrinsic immunity of OCTC. The motivation of this paper is to check whether the intrinsic immunity of OCTC is, in f RFI range from 1 MHz to 1 GHz, a constant or not. If the intrinsic immunity is a constant, then modeling the DPN is sufficient to simulate the RF immunity of the IC. Otherwise, the frequency behaviour of the intrinsic immunity of OCTC should be included in simulating the RF immunity of the IC. The latter will complicate the immunity modeling to a greater degree, because simulating a modern IC, no matter the whole chip or a functional module, at transistor level normally requires huge resources.
The "Frequency Behaviour of the Immunity" section analyses the signal relations in the immunity test fixture, and explains the concepts of immunity and intrinsic immunity. The "simulation" section illustrates two approaches of the immunity simulation. One approach considers the intrinsic immunity of OCTC while the other does not. The "Discussion" section compares the simulation results with the measurement results. The difference in the results of the two approaches brings out the conclusion on the importance of the intrinsic immunity.
FREQUENCY BEHAVIOUR OF THE IMMUNITY
The circuit under test is the oscillator input and output (XIO) module of microcontroller (µC) XC2287 from Infineon Technologies. Here, the OCTC is the XIO module. The immunity test setup follows the Direct Power Injection (DPI) method [8] and is depicted in Fig. 1 . The RFI is injected to the oscillator input (X 1 ) pin of the µC. The status of the µC is monitored through a feedback signal. The µC is considered to fail if the feedback signal is not completely inside the tolerance mask on the oscilloscope. The RFI output from the directional coupler is called the transmitted RFI. Its power is P RFI T . In the immunity test, P RFI T at a specific f RFI is increased until the µC fails. The maximal achieved P RFI T is recorded as the immunity level at f RFI . In our test, the range of the f RFI is from 0.5 MHz to 1 GHz. If V RFI R exceeds a threshold, the XIO module fails and consequently the µC fails. Suppose the value of the threshold is V th XIO , then the maximal allowed V RFI T will be (2). The corresponding power is given in (3). P RFI T max is the immunity of µC. Of course the immunity of the µC will be different if RFI is injected to a pin other than X 1 . However, let's focus on the X 1 pin in this paper and consider the immunity tested on pin X 1 as the immunity of the µC.
Now refer to (2) . V RFI T depends on both V th XIO and TC DPN . V th XIO is the maximal allowed RFI on the OCTC, therefore V th XIO is the intrinsic immunity of the XIO module. If V th XIO is independent from f RFI , then the variation of P RFI T max in the frequency domain is due to the DPN. If V th XIO is dependent on f RFI , then both the DPN and V th XIO contribute to the variation of P RFI T max in the frequency domain.
SIMULATIONS
The immunity simulations are performed with two approaches. According to (2) and (3), the immunity can be calculated once TC DPN and V th XIO are known. The two approaches handle TC DPN in the same way but handle the V th XIO in different ways. Figure 3 . XIO model.
In the first approach, the DPN model is constructed. The model is in the format of SPICE netlist. TC DPN is obtained through simulating on the DPN model. V th XIO is assumed to be constant and is obtained through direct current measurement. Inserting TC PDN and V th XIO into (2) and (3) produces the simulated immunity of the first approach: P S TC .
The second approach differs from the first approach by the following point: V th XIO is not assumed to be constant. It is obtained through transistor level simulation on the XIO module. The simulated immunity of the second approach is denoted with P S TC VTH .
The structure of the DPN model is shown in Fig. 2 . Each block represents the SPICE-like equivalent circuit (EC) of a component. The EC of a PCB component is extracted through impedance measurement. The EC of a package component is extracted through filed simulation. The EC of the onchip component is extracted through the combination of impedance measurement and field simulation. A more detailed description of the model construction can be found in [7] . The simulator is HSPICE.
A BSIM3v3 transistor-level model of XIO module is built to extract the intrinsic immunity, V th XIO . The model structure is shown in Fig. 3 . The output of the shaper is a clock signal. Increasing V RFI S will distort the waveform of the clock. V th XIO is the value of V RFI R where the period of clock is shifted by 20% or the amplitude of the clock signal is reduced by 20% both with respect to clock waveform in absence of RFI. The simulator is HSPICE.
DISCUSSION
The matches between the simulation results and the measurement results are presented in Fig. 4 and The simulation results show that DPN is responsible for those critical features in above 100 MHz range while the intrinsic immunity is responsible for the range below 100 MHz. The inclusion of the intrinsic immunity gives a qualitative improvement on the matching between the simulation and measurement results.
To acquire the intrinsic immunity of OCTC costs a lot, especially for large ICs. It brings a great challenge on the immunity simulation methods. It is valuable to investigate on how to extract the intrinsic immunity in an easy and fast way without lose any critical feature.
CONCLUSION
The frequency response of the intrinsic immunity of OCTC is not uniform and is the origin of certain critical features in the immunity of the IC. Both DPN and the intrinsic immunity should be considered in simulation if the frequency response of the IC immunity needs to be fully reflected in the results.
